Operational Semantics of a Weak Memory Model with Channel Communication

Daniel S. Fava Martin Steffen Volker Stolz





Department of informatics University of Oslo, Norway



(日) (문) (문) (문) (문)

A memory model dictates what values can be read from memory at a given point in the execution

(日) (四) (코) (코) (코) (코)

A memory model dictates what values can be read from memory at a given point in the execution

<ロト <四ト <注入 <注下 <注下 <

A memory model dictates what values can be read from memory at a given point in the execution

<ロト <四ト <注入 <注下 <注下 <

A memory model dictates what values can be read from memory at a given point in the execution

<ロト <四ト <注入 <注下 <注下 <

A memory model dictates what values can be read from memory at a given point in the execution

< □ > < □ > < □ > < □ > < □ > < □ > = □

$$z = 42$$

A memory model dictates what values can be read from memory at a given point in the execution

(日) (四) (코) (코) (코) (코)

- In a single thread case \Rightarrow program order
- Informs how threads interact through shared memory

$$z = 42$$

A memory model dictates what values can be read from memory at a given point in the execution

- In a single thread case \Rightarrow program order
- Informs how threads interact through shared memory

(日) (四) (코) (코) (코) (코)

A memory model dictates what values can be read from memory at a given point in the execution

- In a single thread case \Rightarrow program order
- Informs how threads interact through shared memory

Initially z = 0

◆□▶ ◆□▶ ◆注▶ ◆注▶ 注 のへで

	TO		T1
z	:= 42		
flag	:= 1	I	load flag
load	Z		load z

z = 42

A memory model dictates what values can be read from memory at a given point in the execution

- In a single thread case \Rightarrow program order
- Informs how threads interact through shared memory

Initially z = 0T0 | T1 z := 42 | flag := 1 | load flag load z | load z z = 42 flag = 1 \Rightarrow z =?

Sequential consistency

Memory as a shared global repository where operations appear atomic and in program order

(ロ) (部) (注) (注) (注)

Sequential consistency

Memory as a shared global repository where operations appear atomic and in program order

+ Simple to reason bout

Initially z = 0

	TO		T1
z	:= 42		
flag	:= 1		load flag
load	Z		load z

z = 42 flag = 1 \Rightarrow z = 42

Sequential consistency

Memory as a shared global repository where operations appear atomic and in program order

- + Simple to reason bout
 - Does not reflect modern hardware
 - Restricts compiler optimizations

Initially z = 0

	ТО		T1
Z	:= 42	I	
flag	:= 1	I	load flag
load	Z	I	load z

z = 42 flag = 1 \Rightarrow z = 42

- ◆ □ ▶ → @ ▶ → 注 → ↓ 注 → りへで

• Relaxations to the order of memory operations

- Relaxations to the order of memory operations
- Motivated by efficiency (synchronize only when needed)

< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > □ Ξ

- Relaxations to the order of memory operations
- Motivated by efficiency (synchronize only when needed)

< □ > < □ > < □ > < □ > < □ > < □ > = □

• Cognitive burden placed on the programmer

- Relaxations to the order of memory operations
- Motivated by efficiency (synchronize only when needed)
- Cognitive burden placed on the programmer

Initially z = 0

TO	I	T1	
z := 42	I		
flag := 1		load flag	
load z	I	load z	
z = 42		$\texttt{flag} = 1 \Rightarrow \texttt{z}$	∈ {0, 42]

• Memory models often focus on locks, barriers, semaphores as synchronization primitives

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 のへで

• Their formalization is often axiomatic

- Memory models often focus on locks, barriers, semaphores as synchronization primitives
- Their formalization is often axiomatic

Our motivation is to formalize a weak memory model

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 のへで

- Memory models often focus on locks, barriers, semaphores as synchronization primitives
- Their formalization is often axiomatic

Our motivation is to formalize a weak memory model operationally

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 のへで

- Memory models often focus on locks, barriers, semaphores as synchronization primitives
- Their formalization is often axiomatic

Our motivation is to formalize a weak memory model operationally (intuitive)

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 のへで

- Memory models often focus on locks, barriers, semaphores as synchronization primitives
- Their formalization is often axiomatic

Our motivation is to formalize a weak memory model operationally, and focusing on (intuitive) channel communication for synchronization

◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへで

- Memory models often focus on locks, barriers, semaphores as synchronization primitives
- Their formalization is often axiomatic

Our motivation is to formalize a weak memory modeloperationally, and focusing on(intuitive)channel communication for synchronization(novel)

◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへで

- Memory models often focus on locks, barriers, semaphores as synchronization primitives
- Their formalization is often axiomatic

Our motivation is to formalize a weak memory modeloperationally, and focusing on(intuitive)channel communication for synchronization(novel)

◆□▶ ◆□▶ ◆注▶ ◆注▶ 注 のへで

We took inspiration from the Go language

Models often described from a hardware-centric perspective

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 の�?

• Write buffers, caches, (pipeline) flushes, etc.

Models often described from a hardware-centric perspectiveWrite buffers, caches, (pipeline) flushes, etc.

We took a "software" perspective

Models often described from a hardware-centric perspectiveWrite buffers, caches, (pipeline) flushes, etc.

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 のへで

We took a "software" perspective

• focus on reasoning about program behavior

Models often described from a hardware-centric perspective

• Write buffers, caches, (pipeline) flushes, etc.

We took a "software" perspective

- focus on reasoning about program behavior
- account for hardware and compiler implementations

◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへで

Models often described from a hardware-centric perspective

• Write buffers, caches, (pipeline) flushes, etc.

We took a "software" perspective

- focus on reasoning about program behavior
- account for hardware and compiler implementations

◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへで

• but not concerned with being "implementable"

Models often described from a hardware-centric perspectiveWrite buffers, caches, (pipeline) flushes, etc.

We took a "software" perspective

- focus on reasoning about program behavior
- account for hardware and compiler implementations
- but not concerned with being "implementable"

Freed us to think about a (potentially) simpler model

◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへで

▲ロト ▲園ト ★臣ト ★臣ト ―臣 ― のへで

- Within a single thread,
 - reads and writes must behave as if they executed in the order specified by the program;

replace thread by goroutine [Go memory model, 2014]

< □ > < □ > < □ > < □ > < □ > < □ > = □

- Within a single thread,
 - reads and writes must behave as if they executed in the order specified by the program;
 - reorder is allowed only when it does not change the behavior within that thread.

replace thread by goroutine [Go memory model, 2014]

æ

(日) (部) (書) (書)

- Within a single thread,
 - reads and writes must behave as if they executed in the order specified by the program;
 - reorder is allowed only when it does not change the behavior within that thread.
- The execution order observed by one thread may differ from the order observed by another.

replace thread by goroutine [Go memory model, 2014]

크

(日) (部) (書) (書)
Order and Observability

Within a single thread,

- reads and writes must behave as if they executed in the order specified by the program;
- reorder is allowed only when it does not change the behavior within that thread.
- The execution order observed by one thread may differ from the order observed by another.

replace thread by goroutine [Go memory model, 2014]

<ロト (四) (三) (三) (三)

Happens-before relation	[Lamport, 1978]
A relation on events.	$e ightarrow_{ m hb} e'$



Happens-before relation	[Lamport, 1978]
A relation on events.	$e ightarrow_{hb} e'$





Happens-before relation	[Lamport, 1978]
A relation on events.	$e ightarrow_{ m hb} e'$

Happens-before relation	[Lamport, 1978]
A relation on events.	$e ightarrow_{ m hb} e'$

▲□▶ ▲□▶ ▲三▶ ▲三▶ 三三 のへで

$$A \rightarrow_{hb} B$$

Happens-before rel	lation ແ	_amport, 1978]		
A relation on even	ts.	$e ightarrow_{hb} e'$		
ТО		I		T1
z := 4	12 (A)		load	flag
flag := 1	(B)		load	Z

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 の�?

 $\mathtt{A} \to_{\mathsf{hb}} \mathtt{B}$

Η	appens-befo	ore r	elati	on [I	Lamport, 1978]				
А	relation on	eve	nts.		$e ightarrow_{hb} e'$				
		Т0			I		T1		
	z	:=	42	(A)		load	flag	(C)	
	flag	:=	1	(B)		load	z	(D)	

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 の�?

 $\mathtt{A} \to_{\mathsf{hb}} \mathtt{B}$

Happens-before rela	tion [Lamport, 1978]				
A relation on events		$e ightarrow_{hb} e'$				
						_
ТО		I		T1		
z := 42	(A)	I	load	flag	(C)	
flag := 1	(B)		load	z	(D)	
$\mathtt{A} ightarrow_{ht}$, В			$ ext{C} ightarrow_{ ext{hl}}$	_D D	

۲

Happens-before relation	[Lamport, 1978]
A relation on events.	$e ightarrow_{hb} e'$
ТО	T1
z := 42 (A)	load flag (C)
flag := 1 (B)	load z (D)
$\mathtt{A} ightarrow_{hb} \mathtt{B}$	$ ext{C} ightarrow_{ ext{hb}} ext{D}$
•	

۲

Happens-befo	ore relati	on [Lamport, 1978]			
A relation on	events.		$e ightarrow_{hb} e'$			
	ТО		I	T1		
z	:= 42	(A)		load flag	(C)	
flag	:= 1	(B)		load z	(D)	
0					• •	

$\mathbf{r} \rightarrow \mathbf{h}\mathbf{b} \mathbf{D} = \mathbf{v} \rightarrow \mathbf{h}\mathbf{b} \mathbf{D}$	$\mathtt{A} \rightarrow_{hb} \mathtt{B}$	$ ext{C} ightarrow_{ ext{hb}} ext{D}$
---	--	---

 $\bullet~$ Just because $A \rightarrow_{\mathsf{hb}} B,$ it does not mean A occurred before B

▲□▶ ▲圖▶ ▲目▶ ▲目▶ 目 のへで

Happens-before relation	[Lamport, 1978]
A relation on events.	$e ightarrow_{ m hb} e'$

	T0		T1	
z	:= 42	(A)	 load flag	(C)
flag	:= 1	(B)	load z	(D)

$$A \to_{hb} B \qquad \qquad C \to_{hb} D$$

- Just because A \rightarrow_{hb} B, it does not mean A occurred before B
- $\bullet~$ Just because B occurred before C, it does not mean $B \rightarrow_{\mathsf{hb}} \mathsf{C}$

◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへで

Happens-before relation	[Lamport, 1978]
A relation on events.	$e ightarrow_{ m hb} e'$

	TO		I	T1	
z	:= 42	(A)	I	load flag	(C)
flag	:= 1	(B)	I	load z	(D)

$\mathtt{A} \rightarrow_{hb} \mathtt{B}$	$ ext{C} ightarrow_{ ext{hb}} ext{D}$
	- un -

- Just because A \rightarrow_{hb} B, it does not mean A occurred before B
- Just because B occurred before C, it does not mean $B \rightarrow_{\mathsf{hb}} \mathsf{C}$

No ordering between events of different threads $A \rightarrow_{hb} B \wedge C \rightarrow_{hb} D \implies A \rightarrow_{hb} D$

◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへで

Observability is defined negatively



Observability is defined negatively

A read r of variable z can observe a write w also to z **unless**:

•
$$r \rightarrow_{hb} w$$

• $w \rightarrow_{hb} w' \rightarrow_{hb} r$
for some write w' to z

[Go memory model, 2014]

Observability is defined negatively

A read r of variable z can observe a write w also to z unless:

•
$$r \rightarrow_{hb} w$$

• $w \rightarrow_{hb} w' \rightarrow_{hb} r$
for some write w' to z

[Go memory model, 2014]

◆□▶ ◆□▶ ◆注▶ ◆注▶ 注 のへで

Observability is defined negatively

A read r of variable z can observe a write w also to z unless:

•
$$r \rightarrow_{hb} w$$

• $w \rightarrow_{hb} w' \rightarrow_{hb} r$
for some write w' to z

[Go memory model, 2014]

T
load z (A)
z := 42 (B)
$$A \rightarrow_{hb} B$$

Observability is defined negatively

A read r of variable z can observe a write w also to z unless:

•
$$r \rightarrow_{hb} w$$

• $w \rightarrow_{hb} w' \rightarrow_{hb} r$
for some write w' to z

[Go memory model, 2014]

Т		Τ'	
load z	(A)	z :=	1
z := 42	(B)	z :=	2
$\mathtt{A} ightarrow_{hb} \mathtt{B}$		load	z

Observability is defined negatively

A read r of variable z can observe a write w also to z **unless**:

•
$$r \rightarrow_{hb} w$$

• $w \rightarrow_{hb} w' \rightarrow_{hb} r$
for some write w' to z

[Go memory model, 2014]

Т		T'
load z	(A)	z := 1 (A')
z := 42	(B)	z := 2 (B')
$\mathtt{A} \rightarrow_{hb} \mathtt{B}$		load z (C')
		A' \rightarrow_{hb} B' \rightarrow_{hb} C'

Observability is defined negatively

A read r of variable z can observe a write w also to z **unless**:

•
$$r \rightarrow_{hb} w$$

• $w \rightarrow_{hb} w' \rightarrow_{hb} r$
for some write w' to z

[Go memory model, 2014]

◆□▶ ◆□▶ ◆注▶ ◆注▶ 注 のへで

Т		Τ'
load z	(A)	z := 1 (A')
z := 42	(B)	z := 2 (B')
$\mathtt{A} ightarrow_{hb} \mathtt{B}$		load z (C')
		A' $\rightarrow_{\sf hb}$ B' $\rightarrow_{\sf hb}$ C'

B' shadows A'

Observability is defined negatively

A read r of variable z can observe a write w also to z **unless**:

•
$$r \rightarrow_{hb} w$$

• $w \rightarrow_{hb} w' \rightarrow_{hb} r$
for some write w' to z

[Go memory model, 2014]

Т		T'	
load z	(A)	z := 1	(A')
z := 42	(B)	z := 2	(B')
$\mathtt{A} ightarrow_{hb} \mathtt{B}$		load z	(C')
		A' \rightarrow_{hb} B	${}^{,} ightarrow_{hb} \mathtt{C}{}^{,}$

B' shadows A'

relative to a thread

Memory is a set of write events m(z := v)

Memory is a set of write events m(z:=v)

Each thread keeps track of: events in its past un-observable events

(happened-before set) (shadowed set)

Memory is a set of write events m(z:=v)

Each thread keeps track of: events in its past (happened-before set) un-observable events (shadowed set)

When a thread reads from memory:

Memory is a set of write events m(z:=v)

Each thread keeps track of: events in its past (happened-before set) un-observable events (shadowed set)

When a thread reads from memory: read any write event that is not in its *shadowed set*

Memory is a set of write events m(z := v)

Each thread keeps track of: events in its past (happened-before set) un-observable events (shadowed set)

When a thread reads from memory: read any write event that is not in its *shadowed set*

When a thread writes to memory it update its local state:

Memory is a set of write events m(z := v)

Each thread keeps track of: events in its past (happened-before set) un-observable events (shadowed set)

When a thread reads from memory: read any write event that is not in its *shadowed set*

When a thread writes to memory it update its local state: recording the write as having happened in the past

Memory is a set of write events m(z := v)

Each thread keeps track of: events in its past (happened-before set) un-observable events (shadowed set)

When a thread reads from memory: read any write event that is not in its *shadowed set*

When a thread writes to memory it update its local state: recording the write as having happened in the past recording writes that became un-observable

$$p\langle \sigma, \texttt{let } r = \texttt{load } z \texttt{ in } t \rangle$$
 READ

◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへで

$$\frac{1}{p\langle\sigma, \text{let } r = \text{load } z \text{ in } t\rangle \parallel m(z := v)} \text{Read}$$

$$p\langle \sigma, \text{let } r = \text{load } z \text{ in } t \rangle \parallel m(z := v) \\ \Rightarrow p\langle \sigma, \text{let } r = v \text{ in } t \rangle \parallel m(z := v)$$

$$\frac{\sigma = (-, E_s) \quad m \notin E_s}{p \langle \sigma, \text{let } r = \text{load } z \text{ in } t \rangle \parallel m(z := v)} \text{READ}$$

$$\Rightarrow \quad p \langle \sigma, \text{let } r = v \text{ in } t \rangle \parallel m(z := v)$$

$$p\langle \sigma, z := v; t \rangle$$
 WRITE

▲□▶ ▲□▶ ▲三▶ ▲三▶ 三三 のへで

$$\frac{fresh(m)}{p\langle \sigma, z := v; t \rangle \Rightarrow p\langle \sigma', t \rangle \parallel m(z := v)} WRITE$$
$$\frac{\sigma = (E_{hb}, E_s) \qquad \qquad fresh(m)}{p\langle \sigma, z := v; t \rangle \implies p\langle \sigma', t \rangle \parallel m(z := v)}$$
WRITE

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 の�?

$$\frac{\sigma = (E_{hb}, E_s) \qquad \sigma' = (E_{hb} + (m, z), E_s + E_{hb}(z)) \qquad \text{fresh}(m)}{p\langle \sigma, z := v; t \rangle \implies p\langle \sigma', t \rangle \parallel m(z := v)}$$
 WRITE

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 の�?

▲ロト ▲園ト ★臣ト ★臣ト ―臣 ― のへで

Synchronization

Motivating example





・ロト ・御ト ・モト ・モト

臣

$$A \rightarrow_{hb} B$$
 $C \rightarrow_{hb} D$



(中) (문) (문) (문) (문)



◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへで



◆□▶ ◆舂▶ ◆臣▶ ◆臣▶ 三臣……





◆□▶ ◆舂▶ ◆臣▶ ◆臣▶ 三臣……









 $\mathtt{A} \to_{\mathsf{hb}} \mathtt{D}$

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 のへで

$p\langle \sigma, c \leftarrow v; t \rangle \parallel c[q]$ SEND

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 のへで

$$\frac{}{p\langle \sigma, c \leftarrow v; t \rangle \quad \parallel c[q] \Rightarrow} SEND \\ p\langle \sigma', t \rangle \quad \parallel c[(v, \sigma) :: q]$$

▲□▶ ▲□▶ ▲三▶ ▲三▶ 三三 のへで

$$\frac{\neg closed(c[q_2]) \quad \sigma' = \sigma + \sigma''}{c_b[q_1 :: \sigma''] \parallel \quad p\langle \sigma, c \leftarrow v; t \rangle \quad \parallel c[q_2] \Rightarrow \\ c_b[q_1] \parallel \quad p\langle \sigma', t \rangle \quad \parallel c[(v, \sigma) :: q_2] }$$

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 の�?

$$p\langle \sigma, \texttt{let } r = \leftarrow c \texttt{ in } t \rangle \quad || c[q :: (v, \sigma'')]$$

▲□▶ ▲□▶ ▲三▶ ▲三▶ 三三 のへで

$$\begin{array}{c} \sigma' = \sigma + \sigma'' \\ \hline p\langle \sigma, \texttt{let } r = \leftarrow c \texttt{ in } t \rangle & \parallel c[q :: (v, \sigma'')] \Rightarrow \\ p\langle \sigma', \texttt{let } r = v \texttt{ in } t \rangle & \parallel c[q] \end{array}$$
 REC

▲□▶ ▲□▶ ▲三▶ ▲三▶ 三三 のへで

$$\begin{array}{c|c} v \neq \bot & \sigma' = \sigma + \sigma'' \\ \hline c_b[q_1] \parallel & p\langle \sigma, \texttt{let } r = \leftarrow c \texttt{ in } t \rangle & \parallel c[q_2 :: (v, \sigma'')] \Rightarrow \\ \hline c_b[\sigma :: q_1] \parallel & p\langle \sigma', \texttt{let } r = v \texttt{ in } t \rangle & \parallel c[q_2] \end{array}$$
 Rec

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 の�?

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 のへで

Operational semantics of a weak memory model with channels

Operational semantics of a weak memory model with channels

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 のへで

 Memory is a set of write events as opposed to a mapping of variables to values

Operational semantics of a weak memory model with channels

◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへで

- Memory is a set of write events as opposed to a mapping of variables to values
- Writes become observable *globally* and *immediately*

Operational semantics of a weak memory model with channels

- Memory is a set of write events as opposed to a mapping of variables to values
- Writes become observable *globally* and *immediately*
- Order (HB) and observability (shadowing)

Operational semantics of a weak memory model with channels

- Memory is a set of write events as opposed to a mapping of variables to values
- Writes become observable *globally* and *immediately*
- Order (HB) and observability (shadowing)
 - is thread local

Operational semantics of a weak memory model with channels

(日) (문) (문) (문) (문)

- Memory is a set of write events as opposed to a mapping of variables to values
- Writes become observable *globally* and *immediately*
- Order (HB) and observability (shadowing)
 - is thread local
 - and travels on channels, implicitly

Operational semantics of a weak memory model with channels

- Memory is a set of write events as opposed to a mapping of variables to values
- Writes become observable globally and immediately
- Order (HB) and observability (shadowing)
 - is thread local
 - and travels on channels, implicitly

Synchronization as restriction on observability

◆□ → ◆□ → ◆ = → ◆ = → ○ へ ⊙

Correctness

Relating the weak model to a sequentially consistent model



▲□▶ ▲□▶ ▲三▶ ▲三▶ 三三 のへで

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 の�?

w₀











◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 のへで





A property desired of weak memory models

Ρ





◆□▶ ◆□▶ ◆三▶ ◆三▶ ○○ のへで
Sequentially consistent data-race free (SC-DRF) guarantee







◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへで

Sequentially consistent data-race free (SC-DRF) guarantee

- Allows programmers to think in terms of strong memory
- Write it once, run it everywhere
 - provided program is DRF and memory models are SC-DRF







Sequentially consistent data-race free (SC-DRF) guarantee

- Allows programmers to think in terms of strong memory
- Write it once, run it everywhere
 - provided program is DRF and memory models are SC-DRF

DRF(P)

S∩

(日) (四) (里) (里)



Sequentially consistent data-race free (SC-DRF) guarantee

- Allows programmers to think in terms of strong memory
- Write it once, run it everywhere
 - provided program is DRF and memory models are SC-DRF

DRF(P)



< □ > < @ > < 注 > < 注 > ... 注

Sequentially consistent data-race free (SC-DRF) guarantee

Sequentially consistent data-race free (SC-DRF) guarantee

Proof of conditional simulation



Sequentially consistent data-race free (SC-DRF) guarantee

Proof of conditional simulation

DRF(P)



Sequentially consistent data-race free (SC-DRF) guarantee

Proof of conditional simulation

DRF(P)



◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 のへで

Sequentially consistent data-race free (SC-DRF) guarantee

Proof of conditional simulation

DRF(P)



◆□▶ ◆□▶ ◆注▶ ◆注▶ 注 のへで

Sequentially consistent data-race free (SC-DRF) guarantee

Proof of conditional simulation

DRF(P)



◆□▶ ◆□▶ ◆注▶ ◆注▶ 注 のへで

Sequentially consistent data-race free (SC-DRF) guarantee

Proof of conditional simulation

DRF(P)



◆□▶ ◆□▶ ◆注▶ ◆注▶ 注 のへで

We have implemented our semantics in $\mathbb{K},$ which is an executable semantics framework

Available on the mmGo GitHub page https://github.com/dfava/mmgo

Hypothesis. We can use the semantics for data-race detection



Hypothesis. We can use the semantics for data-race detection **Current goal.** To relax model by accounting for read buffers *i.e.* branching on values read but not yet "resolved"



イロト イヨト イヨト イヨト



• week memory model



- week memory model
- operational semantics



- week memory model
- operational semantics
- channel communication as synchronization primitive

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 のへで

- week memory model
- operational semantics
- channel communication as synchronization primitive

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 のへで

• proof of SC-DRF guarantee

- week memory model
- operational semantics
- channel communication as synchronization primitive

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 のへで

- proof of SC-DRF guarantee
- pointer to an implementation

- week memory model
- operational semantics
- channel communication as synchronization primitive
- proof of SC-DRF guarantee
- pointer to an implementation

Questions?

◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへで

References

- Go memory model (2014). The Go memory model. https://golang.org/ref/mem. Version of May 31, 2014, covering Go version 1.9.1
- Lamport, L. (1978). Time, clocks, and the ordering of events in a distributed system. *Communications of the ACM*, 21(7):558–565

◆□▶ ◆□▶ ◆注▶ ◆注▶ 注 のへで

• French, R. Gopher figure by Renee French. https://blog.golang.org/gopher